

Contributors

Sutapa SARKAR designed the research. Sutapa SARKAR collected and processed the data. Sutapa SARKAR drafted the manuscript with formal analysis. Biplob Kumar SIKDAR helped to organize the manuscript. Sutapa SARKAR and Mousumi SAHA revised and finalized the paper.

Compliance with ethics guidelines

Sutapa SARKAR, Biplob Kumar SIKDAR, and Mousumi SAHA declare that they have no conflict of interest.

References

- Dalui M, Sikdar BK, 2017. A cellular automata based self-correcting protocol processor for scalable CMPs. *Microelectronics J*, 62:108-119. <https://doi.org/10.1016/j.mejo.2016.11.001>
- Das S, Naskar NN, Mukherjee S, et al., 2010. Characterization of CA rules for SACA targeting detection of faulty nodes in WSN. Proc 9th Int Conf on Cellular Automata for Research and Industry, p.300-311. https://doi.org/10.1007/978-3-642-15979-4_32
- Fan J, Jiang S, Shu JW, et al., 2013. Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory. Proc 46th Annual IEEE/ACM Int Symp on Microarchitecture, p.433-444. <https://doi.org/10.1145/2540708.2540745>
- Hamming RW, 1950. Error detecting and error correcting codes. *Bell Syst Tech J*, 29(2):147-160. <https://doi.org/10.1002/j.1538-4305.1950.tb00463.x>
- Ipek E, Condit J, Nightingale B, et al., 2010. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. *ACM SIGARCH Comput Arch News*, 38(1):3-14. <https://doi.org/10.1145/1735970.1736023>
- Kang S, Cho WY, Cho BH, et al., 2007. A 0.1- μm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation. *IEEE J Solid-State Circuits*, 42(1):210-218. <https://doi.org/10.1109/JSSC.2006.888349>
- Lin IC, Chiou JN, 2015. High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policies. *IEEE Trans Very Large Scale Integr (VLSI) Syst*, 23(10):2149-2161. <https://doi.org/10.1109/TVLSI.2014.2361150>
- Melhem R, Maddah R, Cho S, 2012. RDIS: a recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory. Proc IEEE/IFIP Int Conf on Dependable Systems and Networks, p.1-12. <https://doi.org/10.1109/DSN.2012.6263949>
- Qureshi MK, Karidis J, Franceschini M, et al., 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. Proc 42nd Annual IEEE/ACM Int Symp on Microarchitecture, p.14-23. <https://doi.org/10.1145/1669112.1669117>
- Radojković P, Carpenter PM, Moret-Ł M, et al., 2016. Thread assignment in multicore/multithreaded processors: a statistical approach. *IEEE Trans Comput*, 65(1):256-269. <https://doi.org/10.1109/TC.2015.2417533>
- Raouf S, Burr GW, Breitwisch MJ, et al., 2008. Phase-change random access memory: a scalable technology. *IBM J Res Dev*, 52(4-5):465-479. <https://doi.org/10.1147/rd.524.0465>
- Saha M, Sarkar S, Sikdar BK, 2016. Cellular automata based fault tolerant resistive memory design. Proc 6th Int Symp on Embedded Computing and System Design, p.176-180. <https://doi.org/10.1109/ISED.2016.7977077>
- Sarkar S, 2018. Multi-bit stuck-at fault recovery system with error correction pointer. Proc 3rd Int Conf on Communication and Electronics Systems, p.528-533. <https://doi.org/10.1109/CESYS.2018.8723890>
- Sarkar S, Saha M, Sikdar BK, 2017. Multi-bit fault tolerant design for resistive memories through dynamic partitioning. Proc IEEE East-West Design & Test Symp, p.1-6. <https://doi.org/10.1109/EWDTTS.2017.8110053>
- Sarkar S, Ghosh M, Sikdar BK, et al., 2020. Periodic boundary cellular automata based wear leveling for resistive memory. *IEEE Int J Comput Sci*, 47(2):310-321. <https://doi.org/10.1109/IJCS.2020.9146321>
- Schecter L, Loh GH, Strauss K, et al., 2010. Use ECP, not ECC, for hard failures in resistive memories. *ACM SIGARCH Comput Arch News*, 38(3):141-152. <https://doi.org/10.1145/1816038.1815980>
- Seong NH, Woo DH, Srinivasan V, et al., 2010. SAFER: stuck-at-fault error recovery for memories. Proc 43rd Annual IEEE/ACM Int Symp on Microarchitecture, p.115-124. <https://doi.org/10.1109/MICRO.2010.46>
- Strukov D, 2006. The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories. Proc 40th Asilomar Conf on Signals, Systems and Computers, p.1183-1187. <https://doi.org/10.1109/ACSSC.2006.354942>
- Waser R, Dittmann R, Staikov G, et al., 2009. Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges. *Adv Mater*, 21(25-26):2632-2663. <https://doi.org/10.1002/adma.200900375>
- Zhou P, Zhao B, Yang J, et al., 2009. A durable and energy efficient main memory using phase change memory technology. Proc 36th Annual Int Symp on Computer Architecture, p.14-23. <https://doi.org/10.1145/1555754.1555759>