

Zhi-xiang Chen, Zhao-lin Li, Shan Cao, Fang Wang, Jie Zhou, 2015.  
Schedule refinement for homogeneous multi-core processors in the  
presence of manufacturing-caused heterogeneity. *Frontiers of Information  
Technology and Electronic Engineering*, **16**(12):1018-1033.

[doi:10.1631/FITEE.1500035]

# **Schedule refinement for homogeneous multi-core processors in the presence of manufacturing-caused heterogeneity**

**Key words:** Schedule refining, Multi-core processor, Heterogeneity,  
Representative chip operating point

Contact: Zhi-xiang Chen

E-mail: chen-zx10@mails.tsinghua.edu.cn

 ORCID: <http://orcid.org/0000-0001-7986-030X>

# Introduction

- The unified maximum operating frequencies of all cores on the homogeneous processor makes the task scheduling simple but has a heavy performance penalty.
- To diminish the performance penalty, task scheduling has to take the heterogeneity into consideration.
- A heterogeneity aware schedule refining is proposed to efficiently exploit the manufacturing-caused heterogeneity to improve performance in this work.

# The impact of manufacturing-caused heterogeneity on performance




Fig. 1 A simple example: (a) an application with four tasks; (b) three chip operating points; (c) the traditional schedule; (d) traditional scheduling scheme

# Heterogeneity aware schedule refining scheme




Fig. 3 Heterogeneity-aware schedule refining scheme for the task graph and processor in Fig. 1

# CDF of chips over the performance improvement




Fig. 8 The CDF of chips over the improvement of results achieved by HASR and DTS against base performance for different applications

# Probability density function of throughput improvement




Fig. 9 The probability density function of throughput improvement achieved by HASR against DTS on different applications

# Throughput improvement over numbers of tasks and cores




Fig. 10 The throughput improvement achieved by HASR against DTS on different applications




Fig. 11 The throughput improvement achieved by HASR against DTS on different multi-core processors for synthetic applications




Fig. 12 The throughput improvement achieved by HASR against DTS on different multi-core processors for real applications

# CDF of chips over performance improvement




Fig. 13 The CDF of chips over the improvement of results achieved by HASR and DTS against base performance for synthetic applications with different quantities of candidate schedules




Fig. 14 The CDF of chips over the improvement of results achieved by HASR and DTS against base performance for real applications with different candidate schedule quantities

# Conclusions

- The heterogeneity aware schedule refining scheme constructs representative chip operating point set to generate candidate schedules and find the optimal schedule binding to improve performance.
- Experimental results show that HASR outperforms the traditional single schedule based approach.