

3 Mm-wave CMOS PA design with linearity analysis

3.1 Differential PA design

A schematic of the differential PA design (PA4) along with a photograph of the fabricated chip in Globalfoundries 45 nm CMOS SOI technology are shown in Fig. 6. To ensure the operation of the frequency band, a 120 μm wide transistor is chosen. Considering that the knee voltage of the transistor is approximately 0.3 V, the peak source-drain swing is 1.2 V. To prevent breakdown of the uppermost transistor in the stack structure and stabilize the circuit operation, the maximum bias voltage of the transistors used in this paper is selected to be 1 V.




Fig. 6 Schematic and chip photograph of the differential power amplifier (PA4) implemented in this work

The input signal is converted through the transformer network to a differential signal amplified by two stacked power units, each giving a DC bias voltage of 6 V. The single-sided circuit has a triple stack per power cell, and the overall voltage swing can reach six transistors. Compared with the common source and cascode, the triple stack structure has higher gain, better isolation, better stability, and higher output impedance. C1 blocks the DC signal. C2 regulates the output signal phase while forming part of the impedance matching network. Compared

to the single-ended design PA1, PA4 was further optimized to push the operation into deep class AB, resulting in a lower power gain, but slight improvements in both output power and PAE. Two-way differential combination increases the output power, and PAE improvement is achieved by adjusting the values of the resistors in the resistor ladder to set a slightly smaller drain current in the stack to make the transistor work in the deep class AB region.

Two voltage transformers T1 in series are used at each input, and the main coil is connected in series to 50 Ω to match the input, coupling the power into the transistor. To optimize the planar input transformer T1's width, radius and metal gaps, ANSYS Electronics is applied to realize a reasonably high Q and suitable inductance for input matching. As Fig. 7a and Fig. 7b show, the transformer utilizes the top metal 1b as the primary coil, and ua and ub work together for the secondary coil. A coupling coefficient of nearly 0.7 is achieved to eliminate the magnetic flux and thus hysteresis loss and eddy current in transformer operation.




Fig. 7 Simulated transformer performance: Primary and secondary inductance and coupling coefficient (a), Primary and secondary Q value and turns ratio (b)




Fig. 8 Power measurement set up

3.2 Measurement results

Power measurements were performed using Keysight E4419B power meters along with a Keysight N8488A power sensor at room temperature. The input power is provided by a Keysight E8361A PNA and a Giga-Tronic GT-1050A driver amplifier. Set the PNA as the signal source to CW mode, and the operating frequency is 44 GHz. The input power sweep range is from -20 dBm to 20 dBm. The characterization setup is illustrated in Fig. 8.

Before testing, the vector network instrument was turned on for a period of time to prevent subsequent temperature deviation. Use the GSG probe to calibrate the vector network analyser, and use the SOLT calibration technique, that is, by measuring the calibration piece with known characteristics (short-circuit, open circuit, load, through). After calibration, import the calibration results. The sweep frequency range was set to 35 GHz-55 GHz, the input signal power was set to 0 dBm, and the four S-parameter curves were obtained. Fig. 9 shows the measured S parameters of PA4, which closely confirm the simulation. A small signal gain of a maximum of 13.4 dB is seen at 47 GHz. To deal with the problem that the measured S-parameters shift to low frequency, the results are mainly caused by spurious and interference that are not considered. When we simulate, we match the circuit to high frequency to approximately 48 GHz.

Use the continuous wave generated by the signal

source to test the power performance of the power amplifier. To accurately calibrate the power to the probe level, test all input power and input frequency three times, respectively, for straight-through, only load the input cable, and only load the output cable, calculate the actual transmission loss of each probe, and then weight them separately. to actual input power and output power for accurate on-chip performance. Fig. 10 shows the simulation and measured power performance, including output power P_{out} , power gain Gain, and PAE versus input power at 44 GHz under two bias conditions of 4.8 V (0.8 V/transistor) and 6 V (1 V/transistor).

The power amplifier uses a single-ended measurement technique, where one output was terminated with a 50 Ω load. Upon switching the output terminals, no discrepancy between the two output levels was observed. Under a supply voltage of 6 V and at 44 GHz, Differential PA4 delivers a maximum differential output power of 25.2 dBm and a maximum PAE of 47% with a linear differential gain of 11.4 dB, which agrees well with the simulation results. As shown in Fig. 10, the output power of the PA is still not saturated, and the maximum PAE point is not yet achieved. The setup losses, relatively small power gain and limited output power capability of the driver amplifier are the reasons that this PA cannot be characterized to its full potential. Moreover, the design shows a class AB behavior with a gain expansion for input powers up to 7 dBm and gain compression

for higher input powers. With a smaller supply voltage of 4.8 V, the maximum differential output power is reduced to 23.7 dBm and PAE is reduced to 38%. Comparing the simulated and measured results under the two bias conditions, increasing the value of V_{oQ} improves the overall circuit performance including linearity, output power, gain and PAE. The increase in power supply energy allows the device gain to be maintained.




Fig. 9 Measured (dash line) and simulated (solid line) S parameters of the fabricated differential PA4 chip under 6V supply




Fig. 10 Simulation and power measurements for the differential PA (PA4) at 44 GHz under two different bias conditions (4.8 V and 6 V)

Fig. 11 shows the simulation and measurement results of power characterizations of the differential PA (PA4) over a frequency range of 44 to 50 GHz.

The comparison is also performed using two different values of supply voltage, namely, 4.8 V and 6 V. As shown in the figure the best output power and PAE performance are achieved at 44 GHz under a supply bias of 6 V. The maximum PAE under this bias condition decreases monotonically to 25% at 48 GHz and then increases slightly to 26% at 50 GHz. The maximum output power decreases from 25.2 dBm to 24.2 dBm as the frequency increases from 44 GHz to 50 GHz. The power gain reaches 13 dB at 46 GHz and then slightly decreases as the frequency increases to 50 GHz which agrees with the simulation results. The saturated output power remains close to 25 dBm for all the measured frequencies at a bias supply of 6 V. When the supply voltage is reduced to 4.8 V, all power performance metrics deteriorate except for the maximum PAE at 48 GHz and 50 GHz, which are slightly higher than those achieved with a 6 V power supply. In general, this mm-wave PA delivers excellent output power and PAE performance in the measured frequency range of 44 GHz to 50 GHz.




Fig. 11 Power simulation and measurement (P_{out} , Gain, PAE) vs. frequency for the differential PA (PA4) under two bias conditions (4.8 V & 6V)

3.3 Linearity analysis

As only one mm-wave signal source was available for testing, linearity characterizations based on two-tone measurement and complex modulation schemes (such as the WCDMA test) were not feasible. Instead, an IIP₃ simulation for the proposed differential PA4 under 6 V supply is shown in Fig. 12. It lists the 44 GHz and 50 GHz IIP₃ results of gain and third-order intermodulation distortion points with a

50 MHz gap. They further demonstrate our linearity analysis mentioned before for weakly nonlinear power amplifiers operating in class AB mode such as the mm-wave PA studied here. As OP_{1dB} relates to OIP_3 through Eq. (18), a measured above 19.4 dBm OP_{1dB} across 44 GHz to 50 GHz with a peak of 21.5 dBm at 44 GHz of PA4, which has been shown in Fig. 5, also reflects the linearity theory's accuracy. The differential PA4 design outperforms the other PAs (PA1-3) in terms of maximum linear output power P_{1dB} by at least 2 dB.




Fig. 12 IIP₃ simulation results of the differential PA4

4 Conclusion

Table 2 shows the performance comparison of U-band CMOS amplifiers. SOI CMOS shows its advantages in power and efficiency. Based on Globalfoundries 45 nm CMOS SOI technology, to improve the linearity of the circuit, after the calculation

of OIP_3 , we can roughly estimate the value of P_{1dB} , and then select the size of the stacked transistor appropriately. We use the single-ended to differential two-way power amplification to combine to improve the output power, which will bring about the result of decreased efficiency. We improve PAE by adjusting the bias current of the power cell, reducing the DC power consumption of each channel, and making the transistor work in the deep AB region. To the authors' knowledge, PA4 with a maximum linear power of 25.24 dBm and maximum PAE of 47% measured at 44 GHz is the most efficient mm-wave CMOS power amplifier reported to date.

A linearity analysis that takes into account the nonlinearities of the transistor current and capacitances is introduced. The analysis leads to calculated OIP_3 values for cascode and triple cascode cells (Eqs. (11) and (18), respectively). The analysis also predicts the linearity of PA1 and PA2, indicating that PA1 (and PA4) that are designed based on the stacking of triple cascode cells are superior designs in terms of linearity. The differential power amplifier (PA4) has the best P_{1dB} value (21.5 dBm at 44 GHz) and is better than all the single-ended power amplifiers presented here. Considering the troublesome testing process of the differential structure, we will find a way to design a differential-to-single-ended balun to synthesize two paths of power to facilitate testing.

Contributors

Jie CUI designed the research. Weixing SHENG and Peipei LI processed the data. Jie CUI drafted the manuscript. Weixing SHENG and Peipei LI helped organize the manuscript. Jie CUI, Weixing SHENG and Peipei LI revised and finalized the paper.

Table 2 Comparison with prior-art U-band CMOS PAs

Reference	Technology	Frequency (GHz)	Gain (dB)	P_{SAT} (dBm)	Peak PAE(%)	P_{1dB} (dBm)
Chen et al. (2014)	130 nm CMOS	60	8.6	10.8	8.4	9.36
Jiang et al. (2017)	90 nm CMOS	45	20.3	21	14.5	17.8
Vigilante and Reynaert (2018)	28 nm CMOS	43	20.8	15.9	18.4	11.1
Xia et al. (2018)	45 nm CMOS SOI	57.2	15	18.5	25.5	16.2
Li et al. (2019)	45 nm CMOS SOI	39	15.6	18.9	36	17.4
Park et al. (2019)	28 nm CMOS	38.5	25.8	16.8	32.9	14.9
Wang et al. (2020)	28 nm CMOS	41	17.6	14.7	26.2	13
Mayeda et al. (2021)	22 nm FD-SOI	37	10.9	17.1	21.7	16.6
This work	45 nm CMOS SOI	44	11.4	25.24	47.2	21.5
		50	12.8	24.2	26.1	19.3

Compliance with ethics guidelines

Jie CUI, Weixing SHENG and Peipei LI declare that they have no conflict of interest.

References

- Borel A, Barzdénas V, Vasjanov A, 2021. Linearization as a Solution for Power Amplifier Imperfections: A Review of Methods. *Electronics*, 10(9): 1073.
<https://doi.org/10.3390/electronics10091073>
- Chen B, Shen L, Liu S, et al., 2014. A broadband, high isolation millimeter-wave CMOS power amplifier using a transformer and transmission line matching topology. *Analog Integrated Circuits and Signal Processing*, 81(2): 537-547.
<https://doi.org/10.1007/S10470-014-0412-z>
- Chen H, Zhu H, Wu L, et al., 2021. A 9.8–30.1 GHz CMOS low-noise amplifier with a 3.2-dB noise figure using inductor- and transformer-based gm-boosting techniques *Frontiers of Information Technology & Electronic Engineering*, 22(4): 586-598.
<https://doi.org/10.1631/FITEE.2000510>
- Cripps SC, 2006. *RF power amplifiers for wireless communications (2th Ed.)*, Artech House, Norwood, USA, p.5-11.
- Cui J, Helmi S, Tang Y, et al., 2016. Stacking the deck for efficiency: RF- to millimeter-wave stacked CMOS SOI power amplifiers. *IEEE Microwave Magazine*, 17(12): 55-69.
<https://doi.org/10.1109/MMM.2016.2608698>
- Elkholy M, Shakib S, Dunworth J, et al., 2018. A wideband variable gain LNA with high OIP₃ for 5G using 40-nm bulk CMOS *IEEE Microwave and Wireless Components Letters*, 28(1): 64-66.
<https://doi.org/10.1109/LMWC.2017.2779832>
- Ghorbani AR, Ghaznavi-Ghouschi MB, 2017. A novel fully differential CMOS class-E power amplifier with higher output power and efficiency for IOT application *Wireless. Personal Communications*, 97(2): 3203-3213.
<https://doi.org/10.1007/S11277-017-4670-9>
- Helmi SR, Mohammadi S, 2016. A highly efficient mm-wave cmos SOI power amplifier. *Proceedings of the 2016 IEEE MTT-S International Microwave Symposium (IMS)*, p.1-3.
<https://doi.org/10.1109/MWSYM.2016.7540026>
- Helmi SR, Chen J, Mohammadi S, 2016. High-efficiency microwave and mm-wave stacked cell CMOS SOI power amplifiers *IEEE Transactions on Microwave Theory and Techniques*. 64(7): 2025-2038.
<https://doi.org/10.1109/TMTT.2016.2570212>
- Jiang Z, Guo K, Huang P, et al., 2017. 45-GHz and 60-GHz 90 nm CMOS power amplifiers with a fully symmetrical 8-way transformer power combiner. *Science China Information Sciences*, 60(8): 080303.
<https://doi.org/10.1007/S11432-016-9102-0>
- Kondoh H, 1986. An accurate FET modelling from measured s-parameters. *IEEE MTT-S International Microwave Symposium Digest*, p.377-380.
<https://doi.org/10.1109/MWSYM.1986.1132197>
- Le Q H, Huynh D K, Lehmann S, et al., 2021. Empirical large-signal modeling of mm-wave FDSOI CMOS based on Angelov model. *IEEE Transactions on Electron Devices*, 68(4): 1446-1453.
<https://doi.org/10.1109/TED.2021.3061318>
- Li T, Huang M, Wang H, 2019. Millimeter-wave continuous-mode power amplifier for 5G MIMO applications. *IEEE Transactions on Microwave Theory and Techniques*, 67(7): 3088-3098.
<https://doi.org/10.1109/TMTT.2019.2906592>
- Lopez-Bueno D, Wang T, Gilabert P L, et al., 2016. Amping up, saving power: Digital predistortion linearization strategies for power amplifiers under wideband 4G/5G burst-like waveform operation. *IEEE Microwave Magazine*, 17(1): 79-87.
<https://doi.org/10.1109/MMM.2015.2488338>
- Mayeda J, Lie DYC, Lopez J, 2021. Broadband millimeter-wave 5G CMOS power amplifiers with high efficiency at power backoff and ESD-protection in 22nm FD-SOI. *IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*, p.899-902.
<https://doi.org/10.1109/MWSCAS47672.2021.9531817>
- Park H, Park B, Cho Y, et al., 2019. A high efficiency 39GHz CMOS cascode power amplifier for 5G applications. *IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, p.2-4.
<https://doi.org/10.1109/RFIC.2019.8701809>
- Ping Chin Y, Fossum J G, 1995. Physical subthreshold mosfet modeling applied to viable design of deep-submicrometer fully depleted SOI low-voltage CMOS technology. *IEEE Transactions on Electron Devices*, 42(9): 1605-1613.
<https://doi.org/10.1109/16.405274>
- Reina-Tosina J, Allegue-Martínez M, Crespo-Cadenas C, et al., 2015. Behavioral modeling and predistortion of power amplifiers under sparsity hypothesis. *IEEE Transactions on Microwave Theory and Techniques*, 63(2): 745-753.
<https://doi.org/10.1109/TMTT.2014.2387852>
- Shen Y, Cui J, Mohammadi S, 2017. An accurate model for predicting high frequency noise of nanoscale NMOS SOI transistors. *Solid-State Electronics*, 131: 45-52.
<https://doi.org/10.1016/J.SSE.2017.02.005>
- Varahram P, Mohammady S, Ali BM, et al., 2014. *Power Efficiency in Broadband Wireless Communications (1st ed.)*. CRC Press, Boca Raton, USA, p.185-223.
<https://doi.org/10.1201/b17331>
- Vigilante M, Reynaert P, 2018. A wideband class-AB power amplifier with 29–57-GHz AM–PM compensation in 0.9-V 28-nm bulk CMOS. *IEEE Journal of Solid-State Circuits*, 53(5):1288-1301.
<https://doi.org/10.1109/JSSC.2017.2778275>
- Wang C W, Chen Y C, Lin W J, et al., 2020. A 20.8-41.6-GHz transformer-based wideband power amplifier with 20.4-dB peak gain using 0.9-V 28-nm CMOS process. *IEEE/MTT-S International Microwave Symposium (IMS)*, p.1323-1326.

- <https://doi.org/10.1109/IMS30576.2020.9223905>
- Wang H, Kousai S, Onizuka K, et al., 2015. The wireless workhorse: Mixed-signal power amplifiers leverage digital and analog techniques to enhance large-signal RF operations. *IEEE Microwave Magazine*, 16(9): 36-63. <https://doi.org/10.1109/MMM.2015.2453872>
- Wang S, Roger M, Sarrazin J, et al., 2020. A Joint Crest Factor Reduction and Digital Predistortion for Power Amplifiers Linearization Based on Clipping-and-Bank-Filtering. *IEEE Transactions on Microwave Theory and Techniques*, 68(7): 2725-2733. <https://doi.org/10.1109/TMTT.2019.2956036>
- Xia J, Fang X, Boumaiza S, 2018. 60-GHz power amplifier in 45-nm SOI-CMOS using stacked transformer-based parallel power combiner. *IEEE Microwave and Wireless Components Letters*, 28(8): 711-713. <https://doi.org/10.1109/LMWC.2018.2843160>
- Xu Y, Kinget PR, 2018. A chopping switched-capacitor RF receiver with integrated blocker detection. *IEEE Journal of Solid-State Circuits*, 53(6): 1607-1617. <https://doi.org/10.1109/JSSC.2018.2808423>