|
Frontiers of Information Technology & Electronic Engineering
ISSN 2095-9184 (print), ISSN 2095-9230 (online)
2016 Vol.17 No.3 P.258-264
Design and simulation of a standing wave oscillator based PLL
Abstract: A standing wave oscillator (SWO) is a perfect clock source which can be used to produce a high frequency clock signal with a low skew and high reliability. However, it is difficult to tune the SWO in a wide range of frequencies. We introduce a frequency tunable SWO which uses an inversion mode metal-oxide-semiconductor (IMOS) field-effect transistor as a varactor, and give the simulation results of the frequency tuning range and power dissipation. Based on the frequency tunable SWO, a new phase locked loop (PLL) architecture is presented. This PLL can be used not only as a clock source, but also as a clock distribution network to provide high quality clock signals. The PLL achieves an approximately 50% frequency tuning range when designed in Global Foundry 65 nm 1P complementary metal-oxide-semiconductor (CMOS) technology, and can be used directly in a high performance multi-core microprocessor.
Key words: Standing wave oscillator (SWO), Clock distribution, Phase locked loop (PLL), Varactor
创新点:分析了反型MOS管可变电容在驻波振荡器中不同分布方式对频率调节范围和功耗的影响,根据分析结果设计了基于频率可调节驻波振荡器的PLL。该PLL不仅实现了50%的时钟调节范围,而且可以作为时钟分布网络直接应用于多核处理器结构中。
方法:首先分析了不同阈值对反型MOS管可变电容的影响(图3),提出了基于该可变电容结构的两类驻波振荡器频率调节方式(图4),通过仿真对比分析了两者频率调节和功耗的差异(图5、6)。然后基于分析结果设计了基于频率可调节驻波振荡器的PLL(图7),分析了该PLL的频率锁定过程(图9)。最后分析了该PLL在高性能微处理器设计中的应用方式(图11)。
结论:采用反型MOS管可变电容可实现频率可调节驻波振荡器结构,基于该驻波振荡器可以设计频率调节范围达到50%的PLL,满足高性能微处理器对时钟的要求。
关键词组:
References:
Open peer comments: Debate/Discuss/Question/Opinion
<1>
DOI:
10.1631/FITEE.1500210
CLC number:
TN432
Download Full Text:
Downloaded:
3008
Download summary:
<Click Here>Downloaded:
2142Clicked:
7332
Cited:
1
On-line Access:
2024-08-27
Received:
2023-10-17
Revision Accepted:
2024-05-08
Crosschecked:
2016-02-20