|
|
Frontiers of Information Technology & Electronic Engineering
ISSN 2095-9184 (print), ISSN 2095-9230 (online)
2021 Vol.22 No.8 P.1127-1139
A BCH error correction scheme applied to FPGA with embedded memory
Abstract: Given the potential for bit flipping of data on a memory medium, a high-speed parallel Bose𠄼haudhuri–Hocquenghem (BCH) error correction scheme with modular characteristics, combining logic implementation and a look-up table, is proposed. It is suitable for data error correction on a modern field programmable gate array full with on-chip embedded memories. We elaborate on the optimization method for each part of the system and analyze the realization process of this scheme in the case of the BCH code with an information bit length of 1024 bits and a code length of 1068 bits that corrects the 4-bit error.
Key words: Error correction algorithm, Bose–Chaudhuri–Hocquenghem (BCH) code, Field programmable gate array (FPGA), NAND flash
1中北大学电子测量技术国家重点实验室，中国太原市，030051
2山东航天电子技术研究所，中国烟台市，264000
摘要：鉴于存储介质上的数据存在位翻转的可能，提出一种模块化的、高速并行的Bose–Chaudhuri–Hocquenghem（BCH）纠错方案，该方案结合了逻辑实现和查找表。所提方案适用于具有片上嵌入式存储器的现场可编程门阵列的数据纠错。详细阐述了系统各部分的优化方法，并分析了该方案在BCH码信息位长度为1024位、码长为1068位且可纠正4位错误情况下的实现过程。
关键词组：
References:
Open peer comments: Debate/Discuss/Question/Opinion
<1>
DOI:
10.1631/FITEE.2000323
CLC number:
TN911
Download Full Text:
Downloaded:
6519
Download summary:
<Click Here>Downloaded:
1656Clicked:
5810
Cited:
0
On-line Access:
2024-08-27
Received:
2023-10-17
Revision Accepted:
2024-05-08
Crosschecked:
2021-06-08