Publishing Service

Polishing & Checking

Frontiers of Information Technology & Electronic Engineering

ISSN 2095-9184 (print), ISSN 2095-9230 (online)

Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

Abstract: Designing logic circuits using complementary metal-oxide-semiconductor (CMOS) technology at the nano scale has been faced with various challenges recently. Undesirable leakage currents, the short-effect channel, and high energy dissipation are some of the concerns. Quantum-dot cellular automata (QCA) represent an appropriate alternative for possible CMOS replacement in the future because it consumes an insignificant amount of energy compared to the standard CMOS. The key point of designing arithmetic circuits is based on the structure of a 1-bit full adder. A low-complexity full adder block is beneficial for developing various intricate structures. This paper represents scalable 1-bit QCA full adder structures based on cell interaction. Our proposed full adders encompass preference aspects of QCA design, such as a low number of cells used, low latency, and small area occupation. Also, the proposed structures have been expanded to larger circuits, including a 4-bit ripple carry adder (RCA), a 4-bit ripple borrow subtractor (RBS), an add/sub circuit, and a 2-bit array multiplier. All designs were simulated and verified using QCA Designer-E version 2.2. This tool can estimate the energy dissipation as well as evaluate the performance of the circuits. Simulation results showed that the proposed designs are efficient in complexity, area, latency, cost, and energy dissipation.

Key words: Quantum-dot cellular automata (QCA); Full adder; Ripple carry adder (RCA); Add/sub circuit; Multiplier

Chinese Summary  <23> 用于设计量子点元胞自动机算术电路的可扩展1位全加器

Hamideh KHAJEHNASIR-JAHROMI,Pooya TORKZADEH,Massoud DOUSTI
伊斯兰阿扎德大学科学与研究部电气与计算机工程系,伊朗德黑兰市,1477893855
摘要:近年来,在纳米尺度上使用互补金属氧化物半导体(CMOS)技术设计逻辑电路面临着各种挑战。漏电流、短效应沟道和高能量耗散是一些亟待解决的问题。量子点元胞自动机(QCA)代表了未来可能替代CMOS的一种合适选择,因为与标准CMOS相比,它消耗的能量微不足道。设计算术电路关键是基于1位全加器的结构。低复杂度的全加器模块有利于开发各种复杂结构。本文介绍了基于单元交互的可扩展1位QCA全加器结构。我们提出的全加器包含QCA设计偏好,例如使用的单元数量少、延迟低和占用面积小。此外,所提结构已扩展到更大的电路,包括4位行波进位加法器(RCA)、4位行波借位减法器(RBS)、加/减电路和2位阵列乘法器。所有设计均使用QCA Designer-E 2.2版软件进行仿真和验证。该工具可以估计能量消耗以及评估电路的性能。仿真结果表明,所提设计在复杂度、面积、延迟、成本和能量消耗方面都是有效的。

关键词组:量子点元胞自动机(QCA);全加器;行波进位加法器(RCA);加/减电路;乘数


Share this article to: More

Go to Contents

References:

<Show All>

Open peer comments: Debate/Discuss/Question/Opinion

<1>

Please provide your name, email address and a comment





DOI:

10.1631/FITEE.2100287

CLC number:

TN79

Download Full Text:

Click Here

Downloaded:

3118

Download summary:

<Click Here> 

Downloaded:

344

Clicked:

4360

Cited:

0

On-line Access:

2022-08-22

Received:

2021-06-17

Revision Accepted:

2021-09-30

Crosschecked:

2022-08-29

Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952276; Fax: +86-571-87952331; E-mail: jzus@zju.edu.cn
Copyright © 2000~ Journal of Zhejiang University-SCIENCE