Similar articles

Abstract: The application-specific multiprocessor system-on-chip (MPSoC) architecture is becoming an attractive solution to deal with increasingly complex embedded applications, which require both high performance and flexible programmability. As an effective method for MPSoC development, we present a gradual refinement flow starting from a high-level simulink model to a synthesizable and executable hardware and software specification. The proposed methodology consists of five different abstract levels: simulink combined algorithm and architecture model (CAAM), virtual architecture (VA), transactional accurate architecture (TA), virtual prototype (VP) and field-programmable gate array (FPGA) emulation. Experimental results of motion-JPEG and h.264 show that the proposed gradual refinement flow can generate various MPSoC architectures from an original simulink model, allowing processor, communication and tasks design space exploration.

[1] Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., 2003. Metropolis: an integrated electronic system design environment. IEEE Computer, 36(4):45-52.

[2] Bouchhima, A., Chen, X., Frédéric, P., Wander, C., Jerraya, A., 2005. A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design. Proc. EMSOFT, p.18-22.

[3] Cesario, W.O., Nicolescu, G., Gauthier, L., Lyonnard, D., Jerraya, A.A., 2001. Colif: a design representation for application-specific multiprocessor SoC. IEEE Design Test Comput., 18(5):18-20.

[4] Cesario, W.O., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S.J., Jerraya, A.A., Gauthier, L., Diaz-Nava, M., 2002. Multiprocessor SoC platforms: a component-based design approach. IEEE Des. Test Comput., 19(6):52-63.

[5] Gajski, D.D., Zhu, J.W., Dömer, R., Gerstlauer, A., Zhao, S.Q., 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Boston.

[6] Grant, M., 2006. Overview of the MPSoC Design Challenge. Proc. Design Automation Conf., p.274-279.

[7] Han, S.I., Baghdadi, A., Bonaciu, M., Chae, S.I., Jerraya, A.A., 2004. An Efficient Scalable and Flexible Data Transfer Architecture for Multiprocessor SoC with Massive Distributed Memory. Proc. Design Automation Conf., p.250-255.

[8] Han, S.I., Chae, S.I., Jerraya, A.A., 2006a. Functional Modeling Techniques for Efficient SW Code Generation of Video Codec Applications. Proc. Conf. on Asia South Pacific Design Automation, p.935-940.

[9] Han, S.I., Guerin, X., Chae, S.I., Jerraya, A.A., 2006b. Buffer Memory Optimization for Video Codec Application Modeled in Simulink. Proc. Design Automation Conf., p.689-694.

[10] Huang, K., Han, S.I., Popovici, K., Brisolara, L., Guerin, X., Li, L., Yan, X.L., Chae, S.I., Carro, L., Jerraya, A.A., 2007. Simulink-based MPSoC Design Flow: Case Study of Motion-JPEG and H.264. Proc. Design Automation Conf., p.39-42.

[11] Jerraya, A.A., Wolf, W., 2005. Hardware/Software interface co-design for embedded systems. IEEE Computer, 38(2):63-69.

[12] Jerraya, A.A., Tenhunen, H., Wolf, W., 2005. Guest editors’ introduction: multiprocessor systems-on-chips. Computer, 38(7):36-40.

[13] Jerraya, A.A., Bouchhima, A., Petrot, F., 2006. Programming Models and HW-SW Interfaces Abstraction for MultiProcessor SoC. Proc. Design Automation Conf., p.280-285.

[14] Kahn, G., MacQueen, D.B., 1977. Coroutines and Networks of Parallel Processes. Proc. Information Processing, Toronto, Canada, p.993-998.

[15] Kangas, T., Kukkala, P., Orsila, H., Salminen, E., Hannikainen, M., Hammalainen, T.D., Rihimaki, J., Kuusilinna, K., 2006. UML-based multiprocessor SoC design framework. ACM Trans. Embed. Comput. Syst., 5(2):281-320.

[16] Keutzer, K., Newton, A.R., Rabaey, J.M., Sangiovanni-Vincentelli, A., 2000. System-level design: orthogonalization of concerns and platform-based design. IEEE Trans. CAD Integr. Circuits Syst., 19(12):1523-1543.

[17] Ou, J., Prasanna, V.K., 2005. Design space exploration using arithmetic level hardware-software co-simulation for configurable multi-processor platforms. ACM Trans. Embed. Comput. Syst., 2(3):111-137.

[18] Pimentel, A.D., Hertzbetger, L.O., Lieverse, P., van der Wolf, P., Deprettere, E.E., 2001. Exploring embedded-systems architectures with Artemis. IEEE Computer, 34(11):57-63.

[19] Reynari, L.M., Cucinotta, F., Serra, A., Lavagno, L., 2001. A Hardware/Software Co-design Flow and IP Library Based on Simulink^TM. Proc. Design Automation Conf., p.593-598.

[20] Yan, X.L., Yu, L.L., Wang, J.B., 2004. A front-end automation tool supporting design, verification and reuse of SoC. J. Zhejiang Univ. Sci., 5(9):1102-1105.