Full Text:   <2869>

CLC number: TN911.7

On-line Access: 

Received: 2006-02-23

Revision Accepted: 2006-05-24

Crosschecked: 0000-00-00

Cited: 1

Clicked: 5385

Citations:  Bibtex RefMan EndNote GB/T7714

-   Go to

Article info.
1. Reference List
Open peer comments

Journal of Zhejiang University SCIENCE A 2007 Vol.8 No.1 P.42-49


A hardware/software co-optimization approach for embedded software of MP3 decoder

Author(s):  ZHANG Wei, LIU Peng, ZHAI Zhi-bo

Affiliation(s):  Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China

Corresponding email(s):   zhang1wei3@21cn.com, liupeng@isee.zju.edu.cn

Key Words:  Hardware/software co-optimization, DSP, Embedded software, MP3 decoder

ZHANG Wei, LIU Peng, ZHAI Zhi-bo. A hardware/software co-optimization approach for embedded software of MP3 decoder[J]. Journal of Zhejiang University Science A, 2007, 8(1): 42-49.

@article{title="A hardware/software co-optimization approach for embedded software of MP3 decoder",
author="ZHANG Wei, LIU Peng, ZHAI Zhi-bo",
journal="Journal of Zhejiang University Science A",
publisher="Zhejiang University Press & Springer",

%0 Journal Article
%T A hardware/software co-optimization approach for embedded software of MP3 decoder
%A LIU Peng
%A ZHAI Zhi-bo
%J Journal of Zhejiang University SCIENCE A
%V 8
%N 1
%P 42-49
%@ 1673-565X
%D 2007
%I Zhejiang University Press & Springer
%DOI 10.1631/jzus.2007.A0042

T1 - A hardware/software co-optimization approach for embedded software of MP3 decoder
A1 - ZHANG Wei
A1 - LIU Peng
A1 - ZHAI Zhi-bo
J0 - Journal of Zhejiang University Science A
VL - 8
IS - 1
SP - 42
EP - 49
%@ 1673-565X
Y1 - 2007
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/jzus.2007.A0042

In order to improve the efficiency of embedded software running on processor core, this paper proposes a hardware/software co-optimization approach for embedded software from the system point of view. The proposed stepwise methods aim at exploiting the structure and the resources of the processor as much as possible for software algorithm optimization. To achieve low memory usage and low frequency need for the same performance, this co-optimization approach was used to optimize embedded software of MP3 decoder based on a 16-bit fixed-point DSP core. After the optimization, the results of decoding 128 kbps, 44.1 kHz stereo MP3 on DSP evaluation platform need 45.9 MIPS and 20.4 kbytes memory space. The optimization rate achieves 65.6% for memory and 49.6% for frequency respectively compared with the results by compiler using floating-point computation. The experimental result indicates the availability of the hardware/software co-optimization approach depending on the algorithm and architecture.

Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article


[1] Anguita, M., Martinez-Lechado, J.M., 2005. MP3 optimization exploiting processor architecture and using better algorithms. IEEE Micro., 25(3):81-92.

[2] Britanak, V., Rao, K.R., 2001. An efficient implementation of the forward and inverse MDCT in MPEG audio coding. IEEE Signal Processing Letters, 8(2):48-51.

[3] Chen, J.C., Yao, Q.D., Liu, P., Shi, C., 2004. MD16, DSP with Some RISC Features for Embedded System. IEEE Int. Conf. Signal Processing Proceedings, p.144-147.

[4] Goossens, G., van Praet, J., Lanneer, D., Geurts, W., Kifli, A., Liem, C., Paulin, P.G., 1997. Embedded software in real-time signal processing systems: design technologies. Proc. IEEE, 85(3):436-454.

[5] Huang, W.K., Lin, I.T., Chen, S.W., Huang, I.J., 2005. A Cost-effective Media Processor for Embedded Applications. ISCAS 2005, p.6122-6125.

[6] ISO/IEC 11172-3, 1993. Informational Technology—Coding of Moving Pictures and Associated Audio for Digital: Storage Media at up to about 1.5 Mbit/s. Part 3: Audio. 1st Ed.

[7] Konstantinides, K., 1994. Fast subband filtering in MPEG audio coding. IEEE Signal Processing Letters, 1(2):26-28.

[8] Lee, B.G., 1984. A new algorithm to compute the discrete cosine transform. IEEE Trans. Acoustic Speech Signal Processing, 32(6):1243-1245.

[9] Lee, K.H., Lee, K.S., Hwang, T.H., Park, Y.C., Youn, D.H., 2001. An architecture and implementation of MPEG audio layer3 decoder using dual-core DSP. IEEE Trans. Consumer Electronics, 47(4):928-933.

[10] Lee, K.S., Oh, H.O., Park, Y.C., Youn, D.H., 2001. High Quality MPEG-Audio Layer3 Algorithm for a 16-bit DSP. ISCAS 2001, p.205-208.

[11] Lee, K.S., Park, Y.C., Youn, D.H., 2002. Software optimization of the MPEG-audio decoder using a 32-bit MCU RISC processor. IEEE Trans. Consumer Electronics, 48(3):671-676.

[12] Nattawut, T., Alex, D., 2004. Hardware-software Co-design of Resource Constrained Systems on a Chip. Distributed Computing Systems Workshops, Proceedings 24th International Conference, p.818-823.

[13] Pospiech, F., Olsen, S., 2003. Embedded Software in the SoC World. How HdS Helps to Face the HW and SW Design Challenge. Proc. IEEE, Custom Integrated Circuits Conference, p.653-658.

[14] Wiangtong, T., Cheung, P.Y.K., Luk, W., 2005. Hardware/software codesign: a systematic approach targeting data-intensive applications. IEEE Signal Processing Magazine, 22(3):14-22.

[15] Yao, Y.B., Yao, Q.D., Liu, P., Xiao, Z.B., 2004. Embedded software optimization for MP3 decoder implemented on RISC core. IEEE Transactions on Consumer Electronics, 50(4):1244-1249.

[16] Zhou, F., Yang, J., Shi, L.X., Zhang, Y., 2005. Hardware-software Partition of Fixed-point Hardware Accelerator from Statistical Perspective. International Conference on ASIC, p.148-151.

Open peer comments: Debate/Discuss/Question/Opinion


Please provide your name, email address and a comment

Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - 2024 Journal of Zhejiang University-SCIENCE