Full Text:
<2641>
CLC number: TN722.3
On-line Access: 2024-08-27
Received: 2023-10-17
Revision Accepted: 2024-05-08
Crosschecked: 0000-00-00
Cited: 0
Clicked: 5265
Noise and linearity optimization methods for a 1.9GHz low noise amplifier
| |||||||||||||
GUO Wei, HUANG Da-quan. Noise and linearity optimization methods for a 1.9GHz low noise amplifier[J]. Journal of Zhejiang University Science A, 2003, 4(3): 281-286.
@article{title="Noise and linearity optimization methods for a 1.9GHz low noise amplifier",
author="GUO Wei, HUANG Da-quan",
journal="Journal of Zhejiang University Science A",
volume="4",
number="3",
pages="281-286",
year="2003",
publisher="Zhejiang University Press & Springer",
doi="10.1631/jzus.2003.0281"
}
%0 Journal Article
%T Noise and linearity optimization methods for a 1.9GHz low noise amplifier
%A GUO Wei
%A HUANG Da-quan
%J Journal of Zhejiang University SCIENCE A
%V 4
%N 3
%P 281-286
%@ 1869-1951
%D 2003
%I Zhejiang University Press & Springer
%DOI 10.1631/jzus.2003.0281
TY - JOUR
T1 - Noise and linearity optimization methods for a 1.9GHz low noise amplifier
A1 - GUO Wei
A1 - HUANG Da-quan
J0 - Journal of Zhejiang University Science A
VL - 4
IS - 3
SP - 281
EP - 286
%@ 1869-1951
Y1 - 2003
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/jzus.2003.0281
Abstract: noise and linearity performances are critical characteristics for radio frequency integrated circuits (RFICs), especially for low noise amplifiers (LNAs). In this paper, a detailed analysis of noise and linearity for the cascode architecture, a widely used circuit structure in LNA designs, is presented. The noise and the linearity improvement techniques for cascode structures are also developed and have been proven by computer simulating experiments. Theoretical analysis and simulation results showed that, for cascode structure LNAs, the first metallic oxide semiconductor field effect transistor (MOSFET) dominates the noise performance of the LNA, while the second MOSFET contributes more to the linearity. A conclusion is thus obtained that the first and second MOSFET of the LNA can be designed to optimize the noise performance and the linearity performance separately, without trade-offs. The 1.9GHz Complementary Metal-Oxide-Semiconductor (CMOS) LNA simulation results are also given as an application of the developed theory.
[1]Floyd, B. A., Mehta, J., Camero, C. and Kenneth, K. O., 1999. A 900 MHz, 0.8μm CMOS Low Noise Amplifier with 1.2 dB Noise Figure. IEEE 1999 Custom Integrated Circuits Conference, San Diego, CA, p. 661-664
[2]Jin, W., Liu, W., Hai, C., Chan, Philip, C. H. and Hu, C., 2001. Noise modeling and characterization for 1.5V 1.8GHz SOI low-noise amplifier. IEEE Transaction on Electron Devices, 48(4):803-809.
[3]Lee, T. H., 1998. The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge University Press.
[4]Park, P. and Kim, C. S., 2001. Linearity, Noise Optimization for Two Stage RF CMOS LNA. Proc. Of IEEE, 2:756-758.
[5]Shaeffer, D. K. and Lee, T. H., 1997. 1.5V, 1.5GHz CMOS low noise amplifier. Solid-State Circuits, IEEE Journal, 32: 745-759.
[6]Tinella, C., Fournier, J. M. and Haidar, J., 2001. Noise Contribution in A Fully Integrated 1V, 2.5GHz LNA in CMOS-SOI Technology. The 8th IEEE International Conference on, Electronics Circuits and Systems, 3: 1611-1614.
[7]Van der Ziel, A., 1986. Noise in Solid State Devices and Circuits. Wiley, New York.
Open peer comments: Debate/Discuss/Question/Opinion
<1>