Similar articles

Abstract: This paper presents a standard scalable and reconfigurable design for testability (SR DfT) in order to increase accessibility to deeply embedded A/MS cores and to limit application of costly off-chip mixed-signal testers. SR DfT is an oscillation-based wrapper compatible with digital embedded core-based SoC test methodologies. The impact of the optimized oscillation-based wrapper design on MS SoC testing is evaluated in two directions: area and test time. Experimental results are presented for several SoCs from the ITC’02 test benchmarks with inclusion of eight analog filters.

[1] Aerts, J., Marinissen, E.J., 1998. Scan Chain Design for Test Time Reduction in Core-based ICs. Proc. Int. Test Conf., p.448-457.

[2] Arabi, K., Kaminska, B., 1997a. Testing analog and mixed signal integrated circuits using oscillation-test method. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(7):745-753.

[3] Arabi, K., Kaminska, B., 1997b. Oscillation Built-in Self Test (OBIST) for Functional and Structural Testing of Analog and Mixed-signal Integrated Circuits. Proc. Int. Test Conf., p.786-795.

[4] Arabi, K., Kaminska, B., 1999. Oscillation-test methodology for low-cost testing of active analog filters. IEEE Trans. on Instrum. & Meas., 48(4):798-806.

[5] Beenker, F., Dekker, R., Stans, R., van der Star, M., 1990. Implementing macro test in silicon design. IEEE Design & Test of Computers, 7(2):41-51.

[6] Cota, E., Carro, L., Renovell, M., Lubaszewski, M., Azais, F., Bertrand, Y., 2000. Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filter. Proc. Design, Automation and Test in Europe, p.226-230.

[7] Huertas, G., Vazquez, D., Peralias, E.J., Rueda, A., Huertas, J.L., 2002a. Practical oscillation-based test of integrated filters. IEEE Design & Test of Computers, 19(6):64-72.

[8] Huertas, G., Vazquez, D., Peralias, E.J., Rueda, A., Huertas, J.L., 2002b. Testing mixed-signal cores: a practical oscillation-based test in an analog macrocell. IEEE Design & Test of Computers, 19(6):73-82.

[9] IEEE Computer Society, 1990. IEEE Standard Test Access Port and Boundary-scan Architecture. IEEE Std. 1149.1.

[10] IEEE Computer Society, 1999. IEEE Standard for a Mixed-signal Test Bus. IEEE Std. 1149.4.

[11] IEEE Computer Society, 2005. IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE Std. 1500.

[12] Lubaszewski, M., Mir, S., Pulz, L., 1996. ABILBO: Analog Built-in Block Observer. IEEE/ACM Int. Conf. on Computer Aided Design, p.600-603.

[13] Lubaszewski, M., Renovell, M., Mir, S., Azaïs, F., Bertrand, Y., 1997. A Built-in Multi-mode Stimuli Generator for Analog and Mixed Signal Testing. XI Brazilian Symp. on Integrated Circuits Design, Proc. IEEE, p.175-178.

[14] Marinissen, E.J., Kuiper, K., Wouters, C., 1993. Testability and Test Protocol Expansion in Hierarchical Macro Testing. European Test Conference, p.28-36.

[15] Marinissen, E.J., Arendsen, R., Bos, G., Dingemanse, H., Lousberg, M., Wouters, C., 1998. A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores. Proc. Int. Test Conf., p.284-293.

[16] Marinissen, E.J., Iyengat, V., Chakrabarty, K., 2002. A Set of Benchmarks for Modular Testing of SoCs. Proc. IEEE Int. Test Conf., p.519-528.

[17] Niaraki, R., Navabi, Z., Mirzakuchaki, S., Renovell, M., 2006. A Scalable and Reconfigurable DFT for Embedded A/MS Cores. Proc. Int. SoC Design Conf.

[18] Niaraki, R., Navabi, Z., Mirzakuchaki, S., Renovell, M., 2007. Accessibility to Embedded A/MS Cores: An Oscillation-based S-R DFT. Informal Digest of Papers from European Test Symp.

[19] Renovell, M., Azaïs, F., Bertrand, Y., 1996. On-chip signature analyser for analog circuit testing. Electr. Lett., 32:2185-2186.

[20] Renovell, M., Azaïs, F., Bertrand, Y., 1997. On-chip Analog Output Response Compaction. IEEE European Design and Test Conf., p.568-572.

[21] Sehgal, A., Ozev, S., Chakrabarty, K., 2003. TAM Optimization for Mixed-signal SoCs Using Analog Test Wrappers. Proc. IEEE ICCAD, p.95-99.

[22] Sehgal, A., Liu, F., Ozev, S., Chakrabarty, K., 2005. Test Planning for Mixed-signal SoCs with Wrapped Analog Cores. Proc. Design, Automation and Test in Europe Conf. and Exhibition, 1:50-55.

[23] Seuren, G., Waayers, T., 2004. Extending the Digital Core-based Test Methodology to Support Mixed-signal. Proc. Int. Test Conf., p.281-289.

[24] Vazquez, D., Huertas, G., Leger, G., Rueda, A., Huertas, J.L., 2002. Practical Solutions for the Application of the Oscillation-based-test: Start-up and On-chip Evaluation. Proc. IEEE VLSI Test Symp.

[25] Waayers, T., Morren, R., Grandi, R., 2005. Definition of a Robust Modular SoC Test Architecture: Resurrection of the Single TAM Daisy-chain. Proc. Int. Test Conf., p.610-619.

[26] Zorian, Y., Marinissen, E.J., Dey, S., 1998. Testing Embedded-core Based System Chips. Proc. IEEE Int. Test Conf., p.130-143.