Advanced Search



1 result found.
index Title
1Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
Author(s):Liang Geng , Ji-Zhong Shen , Cong-Yuan Xu   Clicked:8512  Download:4757  Cited:0  <Full Text>  <PPT> 2598
Frontiers of Information Technology & Electronic Engineering  2016 Vol.17 No.9 P.962-972  DOI:10.1631/FITEE.1500293
Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - 2026 Journal of Zhejiang University-SCIENCE