• Home
• Content
  • Current Issue of JZUS-A
  • Current Issue of JZUS-B
  • Current Issue of FITEE
  • Current Issue of BDM
  • Back Issue of JZUS-A
  • Back Issue of JZUS-B
  • Back Issue of FITEE
  • Back Issue of BDM
  • In Press of JZUS-A
  • In Press of JZUS-B
  • In Press of FITEE
  • In Press of BDM
  • Highlights archive of JZUS-A
  • Highlights archive of JZUS-B
  • Highlights archive of FITEE
• Submit/Guide
  • Preparing Manuscript
  • Online Submission
  • Revision&Acceptance
  • Download
• Reviewer
  • Int'l Reviewer
  • Guidelines
• Ed. Board
  • JZUS-A
  • JZUS-B
  • FITEE
  • BDM
• Service
  • Polishing
  • Crosscheck
  • Advertisement
  • Conf. info.
  • Subscription
• Top 10 Rank
  • Top 10 Cited
  • Top 10 Downloads
• About
  • Policy
  • Awards
  • Editor Papers
  • Events
  • E-linK
  • Thanks Card
  • Contacts
• Subscribe
  • Issue Subscription

index	Title
1	Design of a novel low power 8-transistor 1-bit full adder cell Author(s):Yi Wei, Ji-zhong Shen  Clicked:10431  Download:9542  Cited:3  <Full Text> Journal of Zhejiang University Science C  2011 Vol.12 No.7 P.604-607  DOI:10.1631/jzus.C1000372
2	A submatrix-based P300 brain-computer interface stimulus presentation paradigm Author(s):Jin-he Shi, Ji-zhong Shen, Yu Ji, ...  Clicked:8335  Download:3706  Cited:6  <Full Text> Journal of Zhejiang University Science C  2012 Vol.13 No.6 P.452-459  DOI:10.1631/jzus.C1100328
3	An algorithm for identifying symmetric variables in the canonical OR-coincidence algebra system Author(s):Xiao-hua Li, Ji-zhong Shen  Clicked:6887  Download:2715  Cited:0  <Full Text>  <PPT> 1882 Journal of Zhejiang University Science C  2014 Vol.15 No.12 P.1174-1182  DOI:10.1631/jzus.C1400093
4	Design of a novel RTD-based three-variable universal logic gate Author(s):Mao-qun Yao, Kai Yang, Cong-yuan X...  Clicked:7556  Download:2800  Cited:1  <Full Text>  <PPT> 1964 Frontiers of Information Technology & Electronic Engineering  2015 Vol.16 No.8 P.694-699  DOI:10.1631/FITEE.1500102
5	Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme Author(s):Liang Geng , Ji-Zhong Shen , Cong-...  Clicked:6459  Download:2923  Cited:0  <Full Text>  <PPT> 1982 Frontiers of Information Technology & Electronic Engineering  2016 Vol.17 No.9 P.962-972  DOI:10.1631/FITEE.1500293
6	An algorithm for identifying symmetric variables based on the order eigenvalue matrix Author(s):Xiao-hua Li, Ji-zhong Shen  Clicked:6231  Download:2254  Cited:0  <Full Text>  <PPT> 1542 Frontiers of Information Technology & Electronic Engineering  2017 Vol.18 No.10 P.1644-1653  DOI:10.1631/FITEE.1601052
7	Function synthesis algorithm based on RTD-based three-variable universal logic gates Author(s):Mao-qun Yao, Kai Yang, Ji-zhong Sh...  Clicked:6995  Download:2238  Cited:0  <Full Text>  <PPT> 1828 Frontiers of Information Technology & Electronic Engineering  2017 Vol.18 No.10 P.1654-1664  DOI:10.1631/FITEE.1601730
8	Web page classification based on heterogeneous features and a combination of multiple classifiers Author(s):Li Deng, Xin Du, Ji-zhong Shen  Clicked:6681  Download:6983  Cited:0  <Full Text>  <PPT> 1636 Frontiers of Information Technology & Electronic Engineering  2020 Vol.21 No.7 P.995-1004  DOI:10.1631/FITEE.1900240

Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - 2024 Journal of Zhejiang University-SCIENCE