CLC number:
On-line Access: 2021-10-14
Received: 2021-06-17
Revision Accepted: 2021-09-30
Crosschecked: 0000-00-00
Cited: 0
Clicked: 2026
Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI. Introducing scalable 1-bit full adders for designing QCA arithmetic circuits[J]. Frontiers of Information Technology & Electronic Engineering, 1998, -1(-1): .
@article{title="Introducing scalable 1-bit full adders for designing QCA arithmetic circuits",
author="Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI",
journal="Frontiers of Information Technology & Electronic Engineering",
volume="-1",
number="-1",
pages="",
year="1998",
publisher="Zhejiang University Press & Springer",
doi="10.1631/FITEE.2100287"
}
%0 Journal Article
%T Introducing scalable 1-bit full adders for designing QCA arithmetic circuits
%A Hamideh KHAJEHNASIR-JAHROMI
%A Pooya TORKZADEH
%A Massoud DOUSTI
%J Journal of Zhejiang University SCIENCE C
%V -1
%N -1
%P
%@ 2095-9184
%D 1998
%I Zhejiang University Press & Springer
%DOI 10.1631/FITEE.2100287
TY - JOUR
T1 - Introducing scalable 1-bit full adders for designing QCA arithmetic circuits
A1 - Hamideh KHAJEHNASIR-JAHROMI
A1 - Pooya TORKZADEH
A1 - Massoud DOUSTI
J0 - Journal of Zhejiang University Science C
VL - -1
IS - -1
SP -
EP -
%@ 2095-9184
Y1 - 1998
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/FITEE.2100287
Abstract: Designing logic circuits using complementary metal-oxide-semiconductor (CMOS) technology at the nano-scale has been faced with various challenges recently. Undesirable leakage currents, the short-effect channel, and high energy dissipation are some of the concerns. quantum-dot cellular automata (QCA) represents an appropriate alternative for possible CMOS replacement in the future because it consumes an insignificant amount of energy compared to the standard CMOS. The key point of designing arithmetic circuits is based on the structure of a 1-bit full adder. A low-complexity full adder block is beneficial for developing various intricate structures. This paper represents scalable 1-bit QCA full adder structures based on cells interaction. Our proposed full adders encompass preference aspects of QCA design, such as a low number of cells used, low latency, and small area occupation. Also, the proposed structures have been expanded to larger circuits, including a 4-bit ripple carry adder, a 4-bit ripple borrow subtractor, an add/Sub circuit, and a 2-bit array multiplier. All designs were simulated and verified using QCADesigner-E version 2.2. This tool can estimate the energy dissipation as well as evaluating the performance of the circuits. Simulation results show that the proposed designs are efficient in complexity, area, latency, cost, and energy dissipation.
Open peer comments: Debate/Discuss/Question/Opinion
<1>